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The goal of this thesis is the development of a programmable logic array
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PLA is implemented in CMOS and multiple levels are encoded as current. It is
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The increasing demand for speed and performance in modem information
processing systems clearly points to the need for super chips with significant
computation power. Low-cost, high-density, fast VLSI devices are essential to make
super-computing practical in terms of volume, speed and cost. Multiple-valued LSI
and VLSI have a potential advantage that they provide a means of increasing data
processing capability per unit area. Multiple-valued logic (MVL) circuits allow
interconnections to carry more information, thus reducing chip area. Multiple-valued
logic also stands as a solution to the pin-out problem, where a limit on the number
of pins in IC packages has limited information flow between packages.
For example, a 32x32-bit SD (signed-digit) multiplier chip with multiple-valued
bidirectional current-mode logic circuits has been developed by Japanese researchers
[Ref. 1]. Compared to the fastest binary multiplier, the multiple-valued multiplier is
superior in terms of power dissipation, effective multiplier size, number of
transistors and number of interconnections. The multiply time is almost the same
(Refer to comparison table, p. 54 in [Ref. 2]).
Currently, no multiple-valued PLA has been implemented in current mode
CMOS technology while an MVL CCD-PLA [Ref. 3] has been implemented and
PLAs with decoders [Ref. 4] have been proposed. This study is the first approach to
a multiple-valued PLA that is implemented by current-mode CMOS technology.
The main goal of this research is to design a multiple-valued PLA cell with
current-mode CMOS technology. The multiple-valued logic function is parsed into
the primary elements which correspond to the basic cells. Using those cells, a PLA
circuit layout generation program (mvpla) has been written in C language that
produces layouts suitable for implementation in IC fabrication facilities. Sample
MVL functions are generated and simulated. Because of multilevel inputs and
outputs, it is more convenient to verify the circuit with analog signals than with
discrete signals. Simulation of the final design is done by the analog level simulator,
which is practical with a single PLA since there are not enough transistors for
computation time to be a limiting factor. However, transistor count limitations
preclude the simulation of moderately large PLA's.
This research has been done in conjunction with the design of a CAD tool for
multiple-valued programmable logic arrays which will produce the actual layout of
the PLA after a given function specified by the user [Ref. 5].
II. THEORETICAL BACKGROUND
A. CURRENT THRESHOLD DETECTION
The following definitions apply and will be used throughout:
VDS = drain-to-source voltage
VGS = gate-to-source voltage
VT = threshold voltage
Vsw = switching voltage
V! = input voltage
Ij = input current
VQ = output voltage
Io = output current
Isw = switching current
IDS = drain-to-source current
W = channel width of MOSFET
L = channel length of MOSFET
G = geometry ratio(W/L) of MOSFET
P = MOS transistor gain factor
Mj = i-th MOS device name in the circuit description
|i = effective surface mobility of electrons in the channel
e = permittivity of the gate insulator
t„ = thickness of the gate insulator
Re = channel resistance
x = variable of multiple-valued logic function
The equations describing the behavior of an ideal nMOS device in three regions
are:
- Cut-off region : when the gate-to-source voltage (Vos) is less than the
threshold voltage (VT )» n° current flows through the transistor.
ID = ifVM -VT <0. (2.1)
- Saturation region : when the gate-to-source voltage is greater than the
threshold voltage and the difference (Vos-VT) is less than the drain-to-source voltage
(VDS ),
Id =
-j^5 - VT)2 if < Vos - VT < VDS . (2.2)
- Linear region : when the gate-to-source voltage is greater than the threshold
voltage and the difference is greater than the drain-to-source voltage.
V 2
Id =P { (Vos - VT)VDS --£) if < VDS < Vos - VT . (2.3)
where ID is the drain-to-source current, Vos is the gate-to-source voltage, VT is the
device threshold, and (i is the MOS transistor gain factor. P is dependent on both
the process parameters and the device geometry and is given by
p = m^i (2.4)
The gain factor ($ thus consists of a process dependent factor (|i£/tox ), which
depends on all the process terms including doping density, gate oxide thickness, and
a geometry dependent term (W/L), which depends on the layout of the device.
An approximate expression for ID is derived by assuming that the current in the
channel saturates (i.e., is constant) and is independent of the applied drain voltage.
In saturation [i.e., above VDS = (Vos - VT )], the MOS device behaves like a current
source, the current being almost independent of VDS .
In Fig. 2.1, the drain of the nMOS transistor MO is connected to the gate, which
results in saturation when Vos - VT £ or VDS > VT (because VDS = Vos ).
Fig. 2.1 CMOS invertor with the current input
We can rewrite (2.2) as,
I»w = CP, (2.5)
where Isw is the switching current, the constant C = (Vsw - VT )2/2, and Vsw is the
switching voltage of the CMOS invertor at which V changes from the high level to
the low level in the CMOS invertor.
When both the pMOS(Ml) and the nMOS(M2) (Fig. 2.1) are in saturation, the




(Vsw - VDS - V,,) 2




Vsw = VDs + V, + Vm(gn/PP )
1/2
(2.6)
i + (ivpv ,/2
By setting
P. = PP ,
we obtain
Vsw = (VDS + V, + VJ/2. (2.7)
The switching voltage Vsw depends on the threshold voltages of the PMOS and
NMOS transistors Ml and M2, respectively. Since the transistor size does not affect
the threshold voltage, the Vsw 's are constant on the same IC chip. On the other
hand, ID which is a function of the gain factor p\ depends circuit layout, specifically
geometries of transistors. Therefore, it is possible to produce the various Isw
according to the geometries of nMOS rransistor(MO) in Fig. 2.1 while Vsw is
constant. Isw , written explicitly in terms of transistor geometry, is
Isw = C(VSW-V,) 2(W/L), (2.8)
where C =0.5 (^).
The corresponding I-V transfer characteristic of the circuit in Fig. 2.1 is shown
in Fig. 2.2.
Fig. 2.2 Ideal I-V transfer characteristic of CMOS inverter
B. MULTIPLE-VALUED LOGIC FUNCTION
A general i variable r-valued MVL function can be written as a sum-of-products
as follows,
n-l i-1
f(x ,x„...,xM ) = ZRjQxk(lJk,ujk) (2.9)
where
x(l ,u) = {
r-1 if 1 £ x < u,
otherwise.
Rj (the coefficient of the product term) has the property 1 <, R, <, r-1, the lower
bound 1 and the upper bound u are integers between and r-1, n is the number of
terms, Z denotes sum the operation (TSUM or truncated summation), and n denotes
product operation (MIN).
As an example, consider the one-variable four-valued logic function,
f(x) = lx(0,l) + 2x(l,l) + 2x(3,3)
shown in Fig. 2.3.
Fig. 2.3 Example function
C. BASIC ELEMENTS OF MULTIPLE-VALUED LOGIC FUNCTION
From Eqs. (2.9), the realization of a multiple-valued function requires three
operations
1 truncated sum L,
2. MIN II, and
3. literal x(l,u).
Truncated sum is the most easily implemented operation; it is simply the joining
of wires in a wired sum. The MIN operation is more complex in current mode
CMOS. However, we can take advantage of the fact that the arguments of the MIN
operation are literals and a constant. The literal operation is also more complex.
However, it can be realized by recognizing there are two parts to it, a step-up
function and a step-down function. We describe the last two operations in the
following discussion.
Let













is 0. Since Z is so easily realized in current mode CMOS, we choose to realize
(2.10) over (2.11). This is done with a wired sum which drives a device that detects
the absence or presence of current.
The step functions are obtained by the threshold operation of the current mode
CMOS invertor. The elementary operations of a multiple-valued logic function in the
current mode CMOS implementation are
- Step-up function (Fig. 2.4a) : x(c,r-l),
- Step-down function (Fig. 2.4b) : x(0,c),
- Truncated sum : TSUM,
- Logic level : R,
where < c < r-1 and R is a coefficient of a product term.
III. DESIGN OF MULTIPLE-VALUED PLA CELLS
In the previous chapter, the elements of the MVL function have been defined.
Each element is a basic cell in the circuit layout such as the step-up function
generator, the step-down function generator, the column output generator, and the
wired adder for the function output. In addition to these cells, an input replicator is
needed to replicate the input current to the cells in a row.
A. INPUT REPLICATOR
For a CMOS circuit in voltage-mode operating, fan-out is a straightforward
wiring task, but fan-in requires some particular circuitry for each input. In current
mode, the reverse is true: fan-in is very simple by wire connection, but fan-out is
much more complex, requiring circuitry of the type shown in Fig. 3.1.
There are two different directions of current flow in the current mirror, the
positive replicator supplies the forward current (positive direction) to the logic gates
while the negative replicator supplies the backward current (negative direction) to
the logic gates [Ref. 6]. For the unique direction in current flow from inputs to
outputs, neither the positive nor negative replicator are appropriate. It is possible for
the input replicator to give the unique direction of current to the inputs of each
cells with CMOS current mirror shown as Fig. 3.1. This circuit shows that the
negative and positive replicators are connected serially.
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Fig. 3.1 Input replicator
B. THRESHOLD OPERATION
Recall from Chap. II that the literal function generation is composed of two
subcircuits, a step-up and a step-down function generator. Both of these subcircuits
perform a threshold operation in which the relative value of the input with respect
to the threshold is signalled in voltage. However, a current signal is needed.
Specifically, zero current is produced when the input is within prescribed limits.
To produce the current output from the voltage signal, an additional MOS device is
needed. In the case of the step-up function generation a pMOS transistor is needed;









































a) Step-up function generator
Fig. 3.2 Step function generator
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If the input current I, exceeds Isw of the invertor, V switches from low to high
with a reasonably sharp transition. When V is much higher than the threshold
voltage of pMOS transistor M3, the device is in saturation and acts as a constant
current source. The current I„ produced depends on the geometry of the pMOS
transistor M3. However, the actual value of the current is not important because the
column output generator responds only to the presence or absence of current. The
output current level of each column (product term) is determined by the number of
variable inputs for the upper limit and the Isw of the column output generator for
the lower limit. The details for this will be discussed in the description of the
column output generator and the simulation of the cells. The circuit of the step-
down function generator is similar to that of the step-up generator with a nMOS
transistor (of Fig. 3.2a) replacing the pMOS transistor M3 (of Fig. 3.2b).
The ideal DC transfer characteristic of a step function generator is shown in Fig.
3.3.
Recall that the literal function is given as
x(l,u), (3.1)
where < 1 < u < r-1. This function realized as two subfunctions, a step-up and
step-down function. Rewriting Eq. (3.1) yields
xTO = x(0,l) + x(u,r-l), (3.2)
in which the step-up and step-down function in the literal function are expressed











Fi^. 3.3 Ideal DC transfer characteristic of step function generator
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C. COLUMN OUTPUT GENERATOR
The input of the column output generator is the wired-sum of the outputs of the
cells. This is simply direct wiring of each output to the input of column output
generator. The column output generator produces the coefficient associated with a
product term. It is obtained by employing the step-down function generator. As
mentioned previously, the input of this cell is either zero or high. When the input is
zero, this cell produces the current equal to the product term coefficient, otherwise,
the output is zero. The following equation shows the function of this cell. (Refer to
Eq. 2.10.)
P(p) = R p(0,0), (3.3)
where P is a product term, p is the wired sum of each cell outputs and R is the
coefficient of a product term.
Fig. 3.4 Column output generator
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D. FUNCTION OUTPUT
It is interesting to note that the sum operation represented in Eq.(2.11), is not
the truncated sum operation used previous papers [Ref. 3, 7, 8]. It is arithmetic
addition by Kirchhoff s current law (Fig. 3.5). From a logic design point of view, it
is the threshold operation of the function output current that makes it appear as if







Fig. 3.5 Wired-sum implementation.
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IV. SIMULATION OF CELLS
Unlike the switching level simulation in case of binary logic circuits, analog
simulation is required for multiple valued logic circuits. The best known program
for this is SPICE (simulation program with integrated circuit emphasis). In our
work, PSPICE (personal computer version of SPICE) [Ref. 9] was used to simulate
the PLA cells, with MODEL parameters supplied by Twente University, Holland.
The most important factor is the geometry of devices in these circuits while others
are process dependent factors.
Input data files are prepared for the PSPICE program with standard SPICE input
format. The outputs of these simulations are given by the DC transfer characteristic.
However, a conversion problem on running SPICE occurred when a DC current
input was applied to a specific circuitry. The transient analysis was better than DC
analysis in this case. Therefore, for the convenience of understanding the results, all
circuits are evaluated by transient analysis rather than DC analysis. In our
simulations, node is always ground (GND), node 1 is VDD , and node 2 is an
input. Dummy voltage sources are connected at the check points with zero voltage
to measure current values.
A. INPUT REPLICATOR
The purpose of this subcircuit is to supply current to each cell in the PLA equal
to the current at the corresponding input. The input current was applied from jxA
at nsec to 300 |J.A at 30 nsec. In the first simulation, all transistors had the same
size such as 2 lambda length and 3 lambda width for the minimum size in lambda
base design rules (Appendix A). The output of the CMOS replicator did not
replicate the input current while increasing the input current as shown Fig. 4.1a. The
appropriate replication of input current was obtained by adjusting the size of pMOS
transistors as shown Fig. 4.1b.
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Fig. 4.1 DC transfer characteristic of input replicator
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B. LOGIC LEVEL VS GEOMETRY OF MOSFET
For the threshold operation, the switching points between logic levels are
specified by the size of reference transistors (MO's) so that the switching point is on
the middle point between logic levels (Fig. 4.4). Thus, the relation between the
geometry ratios are obtained as follows.
Define
Isw = tl for t = 0.5, 1.5, 2.5, (4.1)
where I is unit current for logic level one.
Let G, the unit geometry ratio for unit current I, and Gsw for the threshold, then
Gsw = tG, for t = 0.5, 1.5, 2.5. (4.2)
For the column output generator, the logic output level Ic is determined by the
geometry ratio(W/L) of the transistor, because the saturation current ID is linearly
proportional to (3, such that
I = kl,
and,
G = kG, for k = 0, 1, 2, 3. (4.3)
where G
c
is the geometry ratio of output current source.
On the basis of Eq 4.2 and 4.3, Table 4.1 can be obtained for the 4-valued
case.
TABLE 4.1 Logic level vs geometry of device,










C. STEP-UP OR STEP-DOWN FUNCTION GENERATOR
All CMOS inverters have the same size of transistors. The most important point
of this circuit is the switching of the output current in accordance with the different
size of transistor (MO) at the input stage (Fig. 3.2). To compare the different
switching points at a time during simulation, three similar circuits with different size
of MO were described in a input data file (Appendix B, C).
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Fig. 4.2 DC transfer characteristic of step-up function generator
The only difference between the step-up and step-down function generator is the
type of output current source (M3) (Fig. 3.2) on the invertor output node. The p-
type transistor produces the step-up function (Fig. 4.2) and the n-type produces step-
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Fig. 4.3 DC transfer characteristic of step-down function generator
D. COLUMN OUTPUT GENERATOR
The simulation result of column output generator is shown in Fig. 4.4. The
SPICE data file is attached at Appendix D. The output level is based on Table 4.1.
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Fig. 4.4 DC transfer characteristic of column output generator
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V. GENERATION OF MULTIPLE-VALUED PLA
So far, the elementary cells for the multiple-valued PLA have been designed and
simulated individually. The circuit layout of PLA can be built by putting the given
cells together. The CFL (Coordinate Free Lap) [Ref. 10] library functions were used
to write a program which generates the PLA circuit layout. The output of this
program is formed by the MAGIC data file format. The generation program was
written in C language.
A. CONCEPTUAL FORM OF MULTIPLE-VALUED PLA
The multiple-valued PLA has two main parts, the column cell corresponding to
a product term and the wired sum of the column output corresponding to a function
output. The block diagram for these parts are shown Fig. 5.1.










Fig. 5.1 Top level design of PLA
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Each column in Fig. 5.1 in turn consists of step function generators, wired-sum
together as shown Fig. 5.2. The number of literal function generator cells equals to
the number of variables in a product term. The difficulty in this implementation is
the various size of a cell, which affects on the regularity in the layout. The






Fig. 5.2 A column cell description.
B. PROGRAM DEVELOPMENT FOR CIRCUIT LAYOUT GENERATION
The circuit layout is generated by a C program named by mvpla (multiple-
valued PLA) (Appendix E). The input data file contains the function parameters
such as number of inputs, number of outputs and literal function descriptions
[Appendix F]. The input data file format is described in Fig. 5.3. The output file
contains circuit layout descriptions in MAGIC format (Appendix H) [Ref. 10].
24
4 2 number of inputs, number of outputs
1 coefficient of 1st product term of 1st function (output)




3 coefficient of 2nd product term




99 end of a function value (99)
2 coefficient of 1st product term of 2nd function (output)
1 3 lower value, upper value of literal
2 2
3
Fig. 5.3 Input data file format for mvpla
In Fig. 5.3, the numbers in first 2 column are example function description as 4-
valued 4-input 2-output MV-PLA. The first row must include number of variables
(inputs) and number of functions (outputs), and each product term has a coefficient
and literals. Each function should be terminated by end of function value (99). All
values except for the first row and end of function value should be integers in range
through 3 for 4-valued function. The number of rows for literal values should be
equal to number of inputs, and the number of end of function values (99) should be
equal to number of functions (outputs). If the input data file includes invalid values,
mvpla will give you error message for the first invalid value and terminate
generation immediately.
mvpla uses SCMOS (Scalable CMOS) technology and abides by the MOSSIS
design rules so that the circuit layout passes the design rule checker (drc command
in MAGIC program). The program does not call library cells or circuit description
files. The primary cells reside inside the program, and the leaf cells are created
during execution of program.
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The primary SYMBOL cells are as follows:
inreplicator : leaf cell for the input replicator,
gen_mvplacell() : leaf cell for the literal function generator,
columnleafcell : leaf cell for a product term or a column,
columnoutputO : leaf cell for the column output generator,
onefunction : leaf cell for a function or a output,
xlabel : label of input,
flabel : label of output,
mvpla : complete circuit layout to be saved in MAGIC format.
Each leaf cell is not built by one step. As shown in program mvpla.c, those
cells are created by adding parts as required.
C. SIMULATION OF THE MULTIPLE-VALUED PLA
The circuit layout for multiple-valued PLA is described in MAGIC format. To
simulate the circuit layout with SPICE program, first of all, we have to run the
MAGIC program, then extract the circuit description file as the simulation input
data file. We can obtain the input data file (Appendix G) for SPICE from the
extracted circuit description file. SPICE is not a switching level simulation program;
currently the switching level multiple-valued simulation program is not available.
There are limitations for the analog simulation in terms of the number of transistors
and the convergency problem during bias point calculation. However, the verification
can be accomplished within those limitations. It is not necessary for PLA cells to be
verified by all kinds of MVL functions.
The procedure for the simulation after layout generation is shown below.
1. run the MAGIC program with the output of mvpla (magic)
2. extract the circuit description file from MAGIC program (magic:ext)
3. process the extracted file to obtain simulation file (ext2sim)
4. create a SPICE data file from simulation file (sim2spice)
5. modify a SPICE data file appropriately
6. run SPICE
26
The programs for these steps are currently available, which are magic, ext2sim,
sim2spice and spice. [Ref. 10]
Three example 4-valued PLA circuit layouts were generated by mvpla,
1. 1 -input 1 -output function (Appendix F),
2. 4-input 2-output function (Appendix H),
3. 8-input 2-output function (Appendix I).
Example 1 was simulated by SPICE program. Example 3 is for the randomly
chosen function to see the regularity of layout in general case. The circuit layout
does not include the pad frame for the complete form of LSI chip. Addition pad
frame to this circuit layout should be done before sending the circuit description file
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Fig. 5.4 DC transfer characteristic of example 1. circuit.
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VI. CONCLUSIONS
The following represent the primary contributions of this thesis.
- The multiple-valued PLA cells are designed and verified by the analog level
simulation.
- The mvpla program is developed to generate the PLA circuit layout for 4-
valued MVL function.
- The MVL functions are successfully generated by mvpla and some functions
which do not violate the limitation of simulation program are simulated by the
analog level simulation.
The following recommendations and areas of further investigation are suggested.
- Multiple-valued PLA design with radix higher than 4,
- Development of multiple switching level circuit simulation program for
multiple-valued logic circuits,
- Noise margin analysis of multiple-valued logic circuits for each multiple
switching level,
- Comparison with binary PLAs in terms of functionality, size and speed,
- Multiple-valued PLA cell design based on voltage mode operations rather than
current mode operations show promise of significant reduction in size of layout.
28
APPENDIX A
PSPICE INPUT DATA FILE FOR INPUT REPLICATOR
MV-PLA CELL:Input Replicator
* Lamda based design rule: 1.5 Um/Lamda, G = (W/L)
.WIDTH OUT = 80
.OPTIONS NODE LIMPTS=3000 NUMDGT=8 RELTOL=.01
.TRAN lus 30us
Vdd 1 5V
Iinl 22 PWL(0us OuA 30us 300uA)
*
Vinl 22 2
* for equal size of MOSFET
MO 2 2 CMOSN L=3Um W=4.5Um
Ml 3 3 11 CMOSP L=3Um W=4.5Um
M2 3 2 CMOSN L=3Um W=4.5Um
M3 4 3 11 CMOSP L=3Um W=4.5Um
MLOAD 5 5 CMOSN L=3Um W=10.5Um
Vol 4 5
* adjust size of MOSFET






* call library for model card and subckt
.LIB MVPCELL.LIB
.PROBE




M10 30 30 1 1
M20 30 20





PSPICE INPUT DATA FILE(STEP-UP FUNCTION GENERATOR)
MV-PLA Cell:STEP-UP FUNCTION
* Lamda based design rule: 1.5 Um/Lamda, G = (W/L)
.WIDTH OUT = 80
.OPTIONS NODE LIMPTS=3000 NUMDGT=8 RELTOL=.01
.TRAN lus 20us
Iin 42 PWL(0us OuA 20us 200uA)
*
* dummy source to measure current
Vi 42 20
*
Xin 20 9 MVPIN
*
XI 9 111 MVP2
Ml 1111 CMOSN L=9Um W=4.5Um
ML1 100 100 CMOSN L=3Um W=4.5Um
VI 1 100
*
X2 9 21 2 MVP2
M2 21 21 CMOSN L=3Um W=4.5Um
ML2 200 200 CMOSN L=3Um W=4.5Um
V2 2 200
*
X3 9 31 3 MVP2
M3 31 31 CMOSN L=3Um W=7.5Um
ML3 300 300 CMOSN L=3Um W=4.5Um
V3 3 300
* call library for model card and subckt
.LIB MVPCELL.LIB
.PROBE




PSPICE INPUT DATA FILE(STEP-DOWN FUNCTION GENERATOR)
MV-PLA Cell:STEP-DONW FUNCTION
* Lamda based design rule: 1.5 Um/Lamda, G = (W/L)
.WIDTH OUT = 80
.OPTIONS NODE LIMPTS=3000 NUMDGT=8 RELTOL=.01
.TRAN lus 20us
Iin 42 PWL(0us OuA 20us 200uA)
*




Xin 20 9 MVPIN
*
XI 9 11 1 MVP2
Ml 1111 CMOSN L=9Um W=4.5Um
ML1 10 1 100 10 CMOSP L=3Um W=4.5Um
VI 100
*
X2 9 21 2 MVP2
M2 21 21 CMOSN L=3Um W=4.5Um
ML2 10 2 200 10 CMOSP L=3Um W=4.5Um
V2 200
X3 9 31 3 MVP2
M3 3131 CMOSN L=3Um W=7.5Um
ML3 10 3 300 10 CMOSP L=3Um W=4.5Um
V3 300
*
* call library for model card and subckt
.LIB MVPCELL.LIB
PROBE




PSPICE INPUT DATA FILE(COLUMN OUTPUT GENERATOR)
MV-PLA Cell:COLUMN OUT GENERATOR
* Lamda based design rule: 1.5 Um/Lamda, G = (W/L)
.WIDTH OUT = 80
.OPTIONS NODE LIMPTS=3000 NUMDGT=8 RELTOL=.01
.TRAN lus 20us
Iin 42 PWL(0us OuA 20us 200uA)
*
* dummy source to measure current
Vps 10 5
Vi 42 20
Xin 20 9 MVPIN
XI 9 11 1 MVP2
Ml 11 11 CMOSN L==9Um W=4.5Um
ML10 100 1 10 10 CMOSP L=10.5Um W=4.5Um
ML11 100 100 CMOSN L=3Um W=4.5Um
VI 100
*
ML2 200 1 10 10 CMOSP L=6Um W=4.5Um
ML22 200 200 CMOSN L=3Um W=4.5Um
V2 200
ML3 300 1 10 10 CMOSP L=4.5Um W=4.5Um
ML33 300 300 CMOSN L=3Um W=4.5Um
V3 300
*
* call library for model card and subckt
.LIB MVPCELL.LIB
.PROBE




* for CMOS-MV-PLA Cells
* August 25 1988
.SUBCKT MVPIN 2 3
* In Out
Vdd 1 DC 5
M01 2 2 CMOSN L=3Um W=9Um
M02 3 2 CMOSN L=3Um W=9Um
M03 3 3 11 CMOSP L=3Um W=10.5Um
.ENDS
*
.SUBCKT MVP1 3 11 12
* Input_gate NMOS_D&G Out
* Single invertor
Vdd 1 DC 5
Mil 11 3 11 CMOSP L=3Um W=10.5Um
M13 12 11 1 1 CMOSP L=3Um W=4.5Um
M14 12 11 CMOSN L=3Um W=4.5Um
.ENDS
.SUBCKT MVP2 3 11 13
* Input_gate NMOS_D&G Out
* Double invertor
Vdd 1 DC 5
Mil 11 3 11 CMOSP L=3Um W=10.5Um
M13 12 11 1 1 CMOSP L=3Um W=4.5Um
M14 12 11 CMOSN L=3Um W=4.5Um
Ml 5 13 12 1 1 CMOSP L=3Um W=4.5Um
M16 13 12 CMOSN L=3Um W=4.5Um
.ENDS
* Pspice MODEL parameters for NMOS and PMOS transistor























































PROGRAM FOR 4-VALUED MV-PLA CIRCUIT GENERATION
This is the header file for mvpla.c




















/* define name of layers */












/* file definitions */
FILE *infile,*outfile;
/* file names */
char *infilename, *outfilename;
/* leaf cells */
SYMBOL *nmos,*pmos,*cmos,*inv 1 ,*inv2,*stepdn,*stepup;
SYMBOL *cmirror,*cinput,*nout,*pout;
/* layer variables */
SYMBOL *ml ,*m2,*poly,*nd,*pd,*ndc,*pdc,*nsc,*psc,*pc,*m2c;
/* symbol for literal function generator */
SYMBOL *mvplacell[4][4];
/* name of literal function generator cells = magic filename for leaf cells */















/* struct of input variable */
typedef struct {
short 1, /* x(l,u) */
u;
} INPUTS;










/* function array */
ONEFUNCTION fun[MAXOUTPUTS];
/* number of variables */
short nvar;
/* number of functions */
short nfun;
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This is the program MVPLA.C to generate the multiple valued logic
PLA layout in magic format with scmos technology.








/* boolean variables for in out file on command line */
short infileexist = FALSE;
/* variable for logic level */
int level;
printf("\n\n\nmvpla <4-valued> - Version 1.01 - Last updated ll/17/88\nW);
/* check the command line input and process it if exist */
if (argc == 2)
{
/* opne a file */
infilename = argv[l];
/* assign outfile name same as input filename */
outfilename = argv[l];
else if (argc >= 3)
I
/* open file */
infilename = argv[l];





{printf("\nViUsage: mvpla infile [outfile]\n\n");
exit(l);
printf("\nlnput file : '%s'",infilename);
printf("\nOutput file : '%s.mag'",outfilename);
/* set output format */
cflsetc(" format","magic");
/* define technology */
cflstart("scmos");
/* set lamda size equal to the magic unit */
cflsetv("grain",l);
/* generate layout complete */
generatelayout(infilename,outfilename);
/* exit cfl */
cflstopO;
puts("\nDone !\n");
}/* end of main */






/* loop variables */
short i,j=0,k,m;
/* input label name */
char *xlabel = "x00",*flabel = "fOO";
/* variables for lower and upper value of input and coefficient */
short lower,upper,coe;
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/* leaf cells */
SYMBOL *onefunction,*tmpcell,*inreplicator,*columnleafcell,*cout,*mvpla;
/* open input file */
infile = fopen(infl,"r");
/* read the input data from infile, if invalid data, then errorexit */
getdatafile(infile);
/* generate complete MV_PLA layout */
puts("\nViNow, generating CMOS-MV-PLA layout in magic format ");











/* input part of complete layout */
inreplicator = cmirror;
/* input replicators */
for (m = l;m < nvar;m++)
{
/* change name of input label, x00..x99 */
xlabel[l] = '0' + m / 10;
xlabel[2] = '0' + m % 10;
inlabel = mlabel(xlabel,0,0,"top",Ml);
cmirror = my(cxdx(inlabel,cmirror,-4));
/* stack down input cells */
inreplicator = rrdy(cmirror,inreplicator.-4);
}/*for m*/
/* add Vdd for columnoutput generator */
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inreplicator = rrdy(box(M2,32,4),inreplicator,12);
/* put Vdd line with label */
inreplicator = ttdx(cydy(box(M2,8,nvar*42+24),vdd,-4),inreplicator,-18);
/* dummy lablel */
mvpla = mlabel("m",0,0,"top",M2);
for (i = 0;i < nfun;i++)
{
printf("\n\nf%ld = ",i);
/* initialize num of product term zero */
j = 0;
onefunction = mlabel("f',0,0,"top",M2);
while (fun[i].pterm[j].coeff != FOR_A_FUN)
{
/* build column leaf cell */
lower = fun[i].pterm[j].x[0].l;
upper = fun[i].pterm[j].x[0].u;
columnleafcell = mvplacell[lower] [upper];
columnleafcell = my(columnleafcell);
/* echo given function to confirm */
printf("%hdxO(%hd,%hd)",fun[i].pterm[j].coeff,lower,upper);




tmpcell = mvplacell [lower] [upper];
printf("x%ld(%hd,%hd)",k,lower,upper);
/* upsidedown odd cell */
if ((l+k)%2) tmpcell = my(tmpcell);
/* stack down cells for input x[0] on top */
columnleafcell = rrdy(tmpcell ,columnleafcell,-4);
}/*for k*/




/* build a function by putting product terms */
onefunction = tt(onefunction,columnleafcell);
/* a column leaf cell generated */





/* change name of input label, x00..x99 */
flabel[l] = '0' + i / 10;
flabel[2] = '0' + i % 10;
/* put a wired-sum part */
outlabel = mlabel(flabel,0,0,"top",Ml);
onefunction = rrdx(cc(outlabel,box(Ml,(j-l)*98+o,8)),onefunction,14);
/* put functions together */
mvpla = tt(mvpla,onefunction);
}/*for i*/
/* put input replicators at left side of layout */
mvpla = tt(inreplicator,mvpla);









/* complete layout */
mvpla = bbdy(mvpla,box(M2,8,4),16);
mvpla = ttdx(mvpla,tmpcell,-8);





This routine generate complete MV-PLA Cell,





/* declare local symbol vars */
SYMBOL *outcell,*columnout;
createcells();
columnout = box(M 1,4,46);
/* configure up and down step function with the basic cell */
if ((1 > MIN) && (u = MAX))
{





else if ((1 == MIN) && (u < MAX))
I





























/* return complete cell */
return(outcell);
}/* gen_mvplacell */
IN : logic level/threshold





if ((value = 0.5) II (value == 1))
{
*wid = 3;














/* loop variables and line counter of input data file */
int i,j,k,nline=l;
/* read number of inputs and outputs */
if(EOF == fscanf(fh,"%hd %hd",&nvar,&nfun))
I
printf('\n\n***ERROR*** '%s\ Line %d : ",infilename,nline);
printf("Unexpected end of file. Need more values.\n\n");
exit();
}
printf('Vi\n\nCheck: %hd input(s) %hd output(s) MV-PLA",nvar,nfun);
if ((nvar <= 0) II (nfun <= 0))
{
printf("\n\n***ERROR*** '%s\ Line %d : ",infilename,nline);
printf("Invaid number of variables or functions.\ri\n");
exit();
}
else if ((nvar > MAXINPUTS) II (nfun > MAXOUTPUTS))
{
prmtf('\n\n***WARNING*** '%s\ Line %d : ",infilename,nline);
printf("Too many inputs or outputs.\n\n");
exit();
}
I* read functions */
for (i = 0;i < nfun;i++)
{
/* function name = output label */
printf("\nNnf%d = ",i);
/* initialize num of product tenn as zero */
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j = 0;
/* read first coefficient of product term as a sentinal */
if(EOF == fscanf(fh,"%hd",&tmpcoeff))
{
printf("\nVi***ERROR*** '%s\ Line %d : ",infilename,nline);




/* increment line counter */
nline++;
/* echo print input values to check */
printf("%hd",tmpcoeff);
if ((tmpcoeff <= 0) II (tmpcoeff > MAX))
{
puts(*\v\bA");




while (tmpcoeff != FOR_A_FUN)
{
for (k = 0;k < nvar;k++)
{
/* read lower and upper of a variable */
if(EOF == fscanf(fn,"%d %d",&lower,&upper))
{
printf("\n\n***ERROR*** '%s', Line %d : ",infilename,nline);
printf("Unexpected end of file, Need more values.ViVT);
exit();
/* increment line counter */
nline++;
/* echo print input values to check */
printf("x%ld(%hd,%d)",k,lower,upper);
/* check data validity and exit with error message if error */
if ((lower > upper) II (lower < MIN) II (upper > MAX))
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puts('\v\J)\b\bA ");








/* count number of product terms in a function */
/* read next coefficient of product term and inputs */
if(EOF == fscanf(fn,"%d",&tmpcoeff))
{
printf(''\n\n***ERROR*** '%s', Line %d : ",infilename,nline);
printf("Unexpected end of file, Need more values.\ri\n");
exit();
}
/* increment line counter */
nline++;
fun[i].pterm[j].coeff = tmpcoeff;
if (tmpcoeff != FOR_A_FUN)
{
/* echo print input values to check */
printf("\n + %hd",tmpcoeff);
if ((tmpcoeff <= 0) II (tmpcoeff > MAX))
{
puts('\v\bA ");




if (j > MAXPRODUCTS)
{
printf('VMi***WARNING*** '%s\ Line %d : ",infilename,nline);







}/* end of getdatafile */
This routine generate the basic cell for the step up function
with the given logic level.
cells : invl, inv2, cmirror.
createcellsO
{




















/* put poly contact on output */
invl = ccdxy(ccdx(invl,polywire,-l),pc,3,2);
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inv2 = cydy(inv2,cc(m2c,box(M2,20,4)),-8); /* complete */
/* create cmirror cell */












/* input gates poly */
polywire = cydx(box(POLY,22,2),rr(box(POLY,2,12),pc),-2);
cmirror = cydy(polywire,cmirror,-27);









}/* end of createcells */
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/* nmos output */













/* cell width and contact width */
short wmax,wc,wmet;
/* decide max width of cell */
if (w > WMAX-3)
wmax = wc = w;
wmet = 7;
else if (w <= 4)
wmax = 7;
wc = wmet = 4;
else





















cinput = rrdy(cinput,box(M2,wmax+7,4),-23); /* complete */
/* return complete input part as specified */
return (cinput);
}/* inputcell */
















/* add 2 inverter */
out = bb(out,inv2);
out = ttdy(out,box(POLY,2,14),-17);
/* output part */
/* get size of transistor as voltage-controlled current source */
outlevel = value;
getdevsize(&wa,&la,outlevel);













/* connect output part */
out = bbdxy(out,temp,-2,-4);






CIRCUIT LAYOUT GENERATED BY PROGRAM(mvpla)
for 1-INPUT 1-OUTPUT 4-VALUED PLA
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APPENDIX G
PSPICE INPUT DATA EXTRACTED FROM CIRCUIT LAYOUT
*** SPICE DECK created from testll.sim, tech=scmos
Ml 6 5 1 4 CMOSP L=3.0U W=10.5U
M2 7 6 1 4 CMOSP L=3.0U W=4.5U
M3 8 7 1 4 CMOSP L=3.0U W=4.5U
M4 9 8 1 4 CMOSP L=3.0U W=4.5U
M5 6 6 10 CMOSN L=3.0U W=7.5U
M6 6 7 10 CMOSN L=3.0U W=4.5U
M7 7 8 10 CMOSN L=3.0U W=4.5U
M8 11 5 1 4 CMOSP L=3.0U W=10.5U
M9 12 11 14 CMOSP L=3.0U W=4.5U
M10 13 12 1 4 CMOSP L=3.0U W=4.5U
Mil 14 13 1 4 CMOSP L=3.0U W=4.5U
Ml 2 16 15 1 4 CMOSP L=3.0U W=4.5U
M13 15 17 1 4 CMOSP L=3.0U W=4.5U
M14 17 5 1 4 CMOSP L=3.0U W=10.5U
M15 11 11 10 CMOSN L=9.0U W=4.5U
M16 Oil 12 10 CMOSN L=3.0U W=4.5U
M17 12 13 10 CMOSN L=3.0U W=4.5U
Ml 8 14 16 1 10 CMOSN L=3.0U W=4.5U
M19 15 16 10 CMOSN L=3.0U W=4.5U
M20 17 15 10 CMOSN L=3.0U W=4.5U
M21 17 17 10 CMOSN L=3.0U W=4.5U
M22 18 5 1 4 CMOSP L=3.0U W=10.5U
M23 19 18 1 4 CMOSP L=3.0U W=4.5U
M24 20 19 1 4 CMOSP L=3.0U W=4.5U
M25 18 18 10 CMOSN L=3.0U W=4.5U
M26 18 19 10 CMOSN L=3.0U W=4.5U
M27 19 20 10 CMOSN L=3.0U W=4.5U
M28 21 20 1 10 CMOSN L=3.0U W=4.5U
M29 22 22 10 CMOSN L=3.0U W=9.0U
M30 5 22 10 CMOSN L=3.0U W=9.0U
M31 15 5 4 CMOSP L=3.0U W=10.5U
M32 23 21 14 CMOSP L=3.0U W=4.5U
M33 24 23 1 4 CMOSP L=3.0U W=4.5U
M34 21 21 10 CMOSN L=9.0U W=4.5U
M35 25 24 1 4 CMOSP L=4.5U W=4.5U
M36 26 14 1 4 CMOSP L=3.0U W=4.5TJ
M37 27 26 1 4 CMOSP L=3.0U W=4.5u
M38 25 27 1 4 CMOSP L=3.0U W=6.0U
55
M39 28 9 1 4 CMOSP L=3.0U W=4.5U
M40 29 28 1 4 CMOSP L=3.0U W=4.5U
M41 25 29 1 4 CMOSP L=3.0U W=6.0U
M42 21 23 10 CMOSN L=3.0U W=4.5U
M43 23 24 10 CMOSN L=3.0U W=4.5U
M44 14 14 10 CMOSN L=9.0U W=4.5U
M45 14 26 10 CMOSN L=3.0U W=4.5U
M46 26 27 10 CMOSN L=3.0U W=4.5U
M47 9 9 10 CMOSN L=9.0U W=4.5U
M48 9 28 10 CMOSN L=3.0U W=4.5U
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